CMOS Active Pixel Image Sensors for Highly Integrated Imaging Systems

Sunetra K. Mendis, Member, IEEE, Sabrina E. Kemeny, Member, IEEE, Russell C. Gee, Member, IEEE, Bedabrata Pain, Member, IEEE, Craig O. Staller, Quiesup Kim, Member, IEEE, and Eric R. Fossum, Senior Member, IEEE

Abstract—A family of CMOS-based active pixel image sensors (APS's) that are inherently compatible with the integration of onchip signal processing circuitry is reported. The image sensors were fabricated using commercially available 2-µm CMOS processes and both p-well and n-well implementations were explored. The arrays feature random access, 5-V operation and transistortransistor logic (TTL) compatible control signals. Methods of on-chip suppression of fixed pattern noise to less than 0.1% saturation are demonstrated. The baseline design achieved a pixel size of 40 μ mimes 40 μ m with 26% fill-factor. Array sizes of 28 imes28 elements and 128 imes 128 elements have been fabricated and characterized. Typical output conversion gain is 3.7 μ V/e⁻ for the p-well devices and 6.5 μ V/e⁻ for the n-well devices. Input referred read noise of 28 e⁻ rms corresponding to a dynamic range of 76 dB was achieved. Characterization of various photogate pixel designs and a photodiode design is reported. Photoresponse variations for different pixel designs are discussed.

Index Terms—Active pixel sensor, cameras, CMOS image sensor.

I. INTRODUCTION

N many imaging systems, integration of the image sensor with circuitry for both driving the image sensor and performing on-chip signal processing is becoming increasingly important. A high degree of electronics integration on the focal-plane can enable miniaturization of instrument systems and simplify system interfaces. In addition to good imaging performance with low noise, no lag, no smear, and good blooming control, it is desirable to have random access, simple clocks, and fast readout rates. The development of a CMOScompatible image sensor technology is an important step for highly integrated imaging systems since CMOS is well suited for implementing on-chip signal processing circuits. CMOS is also a widely accessible and well-understood technology.

Manuscript received June 20, 1994; revised August 20, 1996. This work was supported by the JPL Director's Discretionary Fund, the Advanced Research Projects Agency, and the National Aeronautics and Space Administration, Office of Advanced Concepts and Technology.

S. K. Mendis was with the Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 USA. She is now with Hewlett Packard, Palo Alto, CA 94304 USA.

S. E. Kemeny and E. R. Fossum were with Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 USA. They are now with Photobit, La Crescenta, CA 91214 USA.

R. C. Gee was with Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 USA. He is now with Intel, Santa Clara, CA 95052 USA.

B. Pain, C. O. Staller, and Q. Kim are with the Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 USA.

Publisher Item Identifier S 0018-9200(97)01349-8.

Charge-coupled devices (CCD's) are currently the dominant technology for image sensors. CCD arrays with high fill-factor, small pixel sizes, and large formats have been achieved and some signal processing operations have been demonstrated with charge-domain circuits [1]–[3]. However, CCD's cannot be easily integrated with CMOS circuits due to additional fabrication complexity and increased cost. Also, CCD's are high capacitance devices so that on-chip CMOS drive electronics would dissipate prohibitively high power levels for large area arrays (2–3 W). Furthermore, CCD's need many different voltage levels to ensure high charge transfer efficiency. The readout rate is limited due to the inherent sequential read out of CCD's and the need to achieve nearly perfect charge transfer efficiency to maintain signal fidelity. CCD's also suffer from smear and susceptibility to radiation damage.

An active pixel image sensor is defined as an image sensor technology that has one or more active transistors within the pixel unit cell [4]. This is in contrast to a "passive pixel" approach that uses a simple switch to connect the pixel signal charge to the column bus capacitance [5]. Active pixel sensors promise lower noise readout, improved scalability to large array formats, and higher speed readout compared to passive pixel sensors. Previously demonstrated active pixel sensor (APS) technologies include the amplified MOS imager (AMI) [6], charge modulation device (CMD) [7], bulk charge modulated device (BCMD) [8], base stored image sensor (BASIS) [9], and the static induction transistor (SIT) [10]. Although AMI's are both CMOS-compatible and amenable to integration with on-chip circuitry, noise levels and lag can be a problem due to the uncorrelated reset operation [11]. CMD's, BCMD's, and BASIS are also amenable to integration with onchip circuitry, but can be made CMOS-compatible only with additional fabrication steps. SIT's are difficult to integrate with on-chip circuitry and are not CMOS-compatible.

The CMOS active pixel sensors described in this paper are inherently CMOS-compatible. Each pixel unit cell contains an imaging element and three transistors for readout, selection, and reset. The imager is read out a row at a time using a column parallel readout architecture. The major innovation reported in this paper is the use of intrapixel charge transfer to allow correlated-double-sampling (CDS) and on-chip fixed pattern noise (FPN) suppression circuitry located in each column. These innovations will allow, for the first time, a CMOS image sensor to achieve low noise performance comparable to a CCD. In all the designs, random access is



Fig. 1. (a) Schematic of readout circuit and (b) timing for CMOS APS read out.

possible, allowing selective readout of windows of interest. The image sensors are operated with transistor-transistor logic (TTL) clocks and at most two other dc voltages. These image sensors achieve lateral blooming control through proper biasing of the reset transistor. No lag or smear is evident. The reset and signal levels are read out differentially, allowing CDS to suppress kTC noise, 1/f noise, and fixed pattern noise from the pixel. Low noise and high dynamic range are achieved. The use of a radiation hard CMOS process to implement the sensor is also a possibility. The CMOS active pixel image sensors reported here have performance suitable for many applications including robotics and machine vision, guidance and navigation, automotive applications, and consumer electronics such as video phones, computer inputs, and home surveillance devices. Future development will lead to scientific sensors suitable for highly integrated imaging systems for NASA deep space and planetary spacecraft.

This paper presents the design and performance of a family of CMOS active pixel image sensors. Section II describes the baseline design, its operation, and noise analysis. Section III presents two fixed pattern noise suppression methods that were investigated. The experimental results of the baseline design

TABLE I TRANSISTOR AND CAPACITOR SIZES

Element	Function	Size	
MR	In-pixel reset transistor	3/2	
MIN	In-pixel source-follower input	6/2	
MX	Row-selection switch	6/2	
MLN	First source-follower load	3/4	
MSHR, MSHS	Sample and hold switches	3/2	
MP1, MP2	Column source-follower inputs	120/2	
MY1, MY2	Column-selection switches	120/2	
MLP1, MLP2	Second source-follower loads	30/2	
MCB	Crowbar switch	3/2	
MS1, MS2	Crowbar selection switches	3/2	
CS, CR	Sample and hold capacitors	1 pF	
CS, CR	Modified sample and hold capacitors	2.3 pF	

and FPN suppression schemes are presented in Section IV. Section V describes the different pixel unit cell designs explored and compares their performance with the baseline design.

II. THE BASELINE CMOS APS

A. Design

A schematic of the baseline pixel design and readout circuit used in the CMOS APS arrays is shown in Fig. 1(a). The pixel unit cell is shown within the dotted outline. The imaging structure consists of a photogate (PG) with a floating diffusion output (FD) separated by a transfer gate (TX). In essence, a small surface-channel CCD has been fabricated within each pixel. The pixel unit cell also contains a reset transistor (MR), the input transistor of the in-pixel source-follower (MIN), and a row selection transistor (MX).

The readout circuit, which is common to an entire column of pixels, includes the load transistor of the first sourcefollower (MLN) and two sample-and-hold circuits for storing the signal level and the reset level. Sampling both the reset and signal levels permits correlated double sampling (CDS) which suppresses reset noise from the floating diffusion node of the pixel, and 1/f noise and threshold variations from the source-follower transistor within the pixel [12]-[14]. Each sample-and-hold circuit consists of a sample-and-hold switch (MSHS or MSHR) and capacitor (CS or CR) and a column source-follower (MP1 or MP2) and column selection transistor (MY1 or MY2) to buffer the capacitor voltages and to drive the high capacitance horizontal bus at higher readout speeds. The load transistors of the column source-followers (MLP1 and MLP2) are common to the entire array of pixels. P-channel source-followers are used in the column circuit to compensate for the level shifting of the signal due to the n-channel sourcefollowers within the pixels. The transistor and capacitor sizes are summarized in Table I.



Fig. 2. Operation of CMOS APS (a) signal integration, (b) reset, (c) signal charge transfer, and (d) signal readout.

B. Operation

The operation of this image sensor is illustrated in Fig. 2(a)-(d). The rail voltages VDD and VSS are set at 5 V and 0 V, respectively, and the transfer gate TX is biased at 2.5 V. The load transistors of the in-pixel sourcefollower and the column source-followers [MLN, MLP1, and MLP2 in Fig. 1(a)] are dc biased at 1.5 V and 2.5 V, respectively. During the signal integration period [Fig. 2(a)], photo-generated electrons are collected under the surfacechannel photogate PG biased at 5 V. The reset transistor MR is biased at 2.5 V to act as a lateral antiblooming drain, allowing excess signal charge to flow to the reset drain. The rowselection transistor MX is biased off at 0 V. Following signal integration, an entire row of pixels are read out simultaneously. First, the pixels in the row to be read out are addressed by enabling row selection switch MX. Then the floating diffusion output node of the pixel (FD) is reset by briefly pulsing the reset gate of MR to 5 V. This resets FD to approximately 3.5 V [Fig. 2(b)]. The output of the first source-follower is sampled onto capacitor CR at the bottom of the column by enabling sample-and-hold switch MSHR. Then, PG is pulsed low to 0 V, transferring the signal charge to FD [Fig. 2(c)]. The new output voltage is sampled onto capacitor CS by enabling sample and hold switch MSHS [Fig. 2(d)]. The stored reset and signal levels are sequentially scanned out through the second set of source-followers by enabling column address switches MY1 and MY2. This timing sequence is shown in Fig. 1(b).

C. Noise Analysis

The main noise sources associated with this system are reset noise on the floating diffusion node, 1/f noise from the input transistor of the in-pixel source-follower, dark current shot noise, reset noise on the sample-and-hold capacitors, and white noise and 1/f noise from the second source-follower.

The column CDS operation suppresses reset noise on the floating diffusion node within the pixel. Considering the frequency response of the in-pixel source-follower, the output referred post-CDS reset noise power can be expressed as

$$\langle v_{\rm FD}^2 \rangle = A_1^2 A_2^2 \frac{kT}{C_{\rm FD}} [e^{-2\pi f_{c_1} t_r} (1 - e^{2\pi f_{c_1} t_s})] \tag{1}$$

where A_1 and A_2 are, respectively, the gains of the in-pixel and column source-followers, $C_{\rm FD}$ is the capacitance of the floating diffusion node, t_r and t_s are as shown in Fig. 1(b), and f_{c1} is the cutoff frequency of the in-pixel source-follower. The output referred 1/f noise power associated with the in-pixel source-follower can be expressed as

$$\langle v_{f_1}^2 \rangle = 4\alpha_1 A_1^2 A_2^2 [0.577 + \ln\left(2\pi f_{c_1} t_s\right)]$$
 (2)

where α_1 is the flicker noise coefficient of the in-pixel sourcefollower input transistor (MIN) [15]. Dark current shot noise from each pixel can be expressed in output referred noise power as

$$\langle v_{dk}^2 \rangle = A_1^2 A_2^2 \frac{I_{\text{dark}} \Delta t}{C_{\text{FD}}^2} q \tag{3}$$

where I_{dark} is the pixel dark current and Δt is the integration time. Output referred photon shot noise power can be written as

$$\langle v_{ph}^2 \rangle = A_1^2 A_2^2 \frac{I_{\text{photo}} \Delta t}{C_{\text{FD}}^2} q \tag{4}$$

where I_{photo} represents the input signal.

The reset noise on each sample-and-hold capacitor is due to the white noise in the in-pixel source-follower and the sampleand-hold switches within the bandwidth defined by reset and signal sampling. The output referred reset noise power is given by

$$\langle v_{r_{sh}}^2 \rangle = 2A_2^2 kT \left(\frac{1}{C_S + C_B} + \frac{1}{C_S} \right) \tag{5}$$

where C_S and C_B are, respectively, the sample-and-hold capacitance and the column output bus capacitance. The prefactor of two represents noise contribution from the two sampleand-hold branches. The terms within parenthesis, $1/(C_S +$



Fig. 3. (a) CMOS APS unit cell and crowbar readout circuit and (b) timing for crowbar readout.

 C_B) and $1/C_S$ correspond to the pixel circuitry and column circuitry, respectively. The noise introduced by the column source-followers is given by

$$\langle v_{n2}^2 \rangle = 2 \frac{kT}{C_{\text{out}}} 8\alpha_2 A_2^2 [0.577 + \ln(2\pi f_{c_2} t_c)]$$
 (6)

where C_{out} is the effective load capacitance at the output of the column source-followers, α_2 is the flicker noise coefficient of the column source-follower input transistors (MP1 and MP2), f_{c2} is the cutoff frequency of the column source-follower, and t_c is the time from sampling to readout. The first term represents the white noise contribution, and the second term represents the 1/f noise component.

In addition to the temporal noise described above, another important source of noise in the image sensor is the fixed pattern noise caused by threshold voltage variations in transistors in the readout circuit.

III. FIXED PATTERN NOISE SUPPRESSION

In the baseline CMOS APS design, fixed pattern noise (FPN) can limit performance of the sensor so that reduction of FPN is essential for improvement of image quality. FPN is dominated by column-to-column variations due to the column parallel readout structure. The origin of the column-wise FPN is believed to be threshold voltage variations between the pair of adjacent p-channel source-follower input transistors in the readout circuits located at the bottom of each column. FPN can therefore be greatly reduced by eliminating or reducing the offsets in the column processing circuitry. Two techniques of FPN suppression are presented below.

A. Subtracting a Column Reference

The first method involves the subtraction of a dark reference voltage from the signal. The reference for each column is obtained from the last row of pixels in the array, which is covered by light shield. This approach can be implemented either on-chip or off-chip. Of course, an entire dark image can be subtracted from an acquired image for greater FPN suppression, but this requires acquisition and storage of the dark image.

B. Delta-Difference Sampling (DDS)

The second column-FPN suppression scheme utilizes additional switches to measure the offset in each column. Fig. 3(a) is a schematic of the baseline APS design with the output circuit modified to incorporate the FPN suppression scheme. In each column output circuit, a crowbar switch (CB) and two column selection switches on either side (MS1 and MS2) were added to selectively short the two sample-and-hold capacitors CS and CR. The image sensor is operated as described previously up to the sampling of the reset and signal levels onto the two sample-and-hold capacitors [Fig. 3(b)]. However, during the scanning of the columns, an additional step is performed. After differentially reading out the reset and signal levels stored in each column ($\Delta 1$), the crowbar switch is pulsed, thereby shorting the two sample-and-hold capacitors in the column that is being addressed. The outputs of the reset and signal branches are again read out differentially, thereby generating a voltage which is proportional to the threshold voltage difference between the two adjacent pchannel transistors ($\Delta 2$). By subtracting this reference level from the previous reading, the offset due to threshold voltage variations is removed ($\Delta' = \Delta 1 - \Delta 2$). This operation is referred to as delta-difference sampling (DDS).

IV. EXPERIMENTAL RESULTS

The CMOS APS designs reported in this paper were fabricated using double-poly, double-metal CMOS processes with 2 μ m design rules. The resulting pixel size was 40 μ m× 40 μ m. The baseline design was first implemented using a



Fig. 4. Microphotograph of completed integrated circuit (128×128 array).

p-well CMOS technology as a 28×28 element test array (AR28P2) and later expanded to a 128×128 element array (AR128P2) and an n-well implementation (AR128N2). A microphotograph of a completed 128×128 element CMOS APS array is shown in Fig. 4. The row decoders and clock generator circuits to the left of the APS array and the column decoders and readout circuits below the APS array were designed to fit within the 40- μ m pixel pitch. The 7-b row and column address decoders were formed using standard CMOS logic permitting direct X-Y addressing of the image sensor. The circuitry outside the pixel array is covered by a light shield fabricated using second-level metal. The 28×28 element test arrays were also designed with the same chip architecture. The die areas of the large and small arrays were 6.8 mm \times 6.8 mm and 2.22 mm \times 2.25 mm, respectively. The pixel unit cell and readout circuits were designed to achieve 30 Hz frame rate operation of a 128×128 element array.

Two modes of operation were used to characterize the CMOS active pixel image sensors. In video rate operation, the image sensor was operated at a 30 Hz frame rate and a scan converter and video monitor were used to display the output image. In the data acquisition mode, image data was captured using a 100-kHz 16-b analog-to-digital converter (ADC) and displayed on a computer screen. The resulting frame rate was limited by the data acquisition system to 5 Hz and the measured system noise was approximately 25 μ V rms

A. Baseline CMOS APS

The active pixel image sensors were operated with the timing and voltages described in Section II. However, in the n-well image sensors, the load transistor of the in-pixel source-follower (MLN) was biased at 1.25 V. Higher biasing made the column amplifiers "glow" and saturate the lower region



Fig. 5. Measured quantum efficiency of CMOS APS.

of the image sensor array. This effect can be reduced by switching off column selection transistors MY1 and MY2, and load transistor MLN in all the columns during long integration periods. Both dark and illuminated testing of the sensors were performed. The characteristics of the sensors were primarily dependent on whether the process was p-well or n-well and not on array size. Pixel output conversion gain is determined by measuring the ratio of the variance to the mean of the output signal over many frames, for a given pixel, assuming photon shot-noise limited performance. The measured pixel output conversion gain was 3.7 μ V/e⁻ for the p-well design and 6.5 μ V/e⁻ for the n-well design. These results were confirmed by performing electrical tests on a test structure on a separate IC. In the test structure, the conversion gain at the output of the in-pixel source-follower was measured to be 4.0 μ V/e⁻ for the p-well design and 7.0 μ V/e⁻ for the n-well design. The higher conversion gain of the nwell design can be attributed in part to lower capacitance of the floating diffusion output node and higher gain of the in-pixel source follower in the n-well process than in the p-well process consistent with extracted circuit parameters provided by the foundry. Although the photogate full-well capacity was calculated to be approximately $6 \times 10^6 \,\mathrm{e^-}$, the maximum output signal or saturation was determined by the output amplifier biasing. The observed saturation level was 600 mV corresponding to 162000 e⁻ for the p-well design and 1.2 V corresponding to 185000 e⁻ for the n-well design. Higher saturation levels can be easily achieved by operating the image sensors with a higher supply voltage. For example, by increasing the supply voltage to 6 V, the saturation level in the p-well design was increased to approximately 1.1 V corresponding to $297\,000 \text{ e}^-$. The responsivity (V/W) of the n-well image sensor was approximately four times that of the p-well sensor. The peak quantum efficiency of n-well and pwell arrays were measured to be approximately 40% and 10%, respectively (Fig. 5).

For video rate operation (30 Hz frame rate) the sensors were nominally clocked at 2 μ s/pixel. For 5 V operation,

power dissipation was measured to be approximately 7 mW for the 128 \times 128 element arrays and 5.9 mW for the 28 \times 28 element arrays. The major power dissipation was in the p-channel transistors (87%) compared to the column-parallel n-channel transistors (13%). Low power operation of the 28 \times 28 element test array was demonstrated with a supply voltage of 3 V. The power dissipation was 0.84 mW and the saturation level was 200 mV for this mode of operation. The 128 \times 128 element array was successfully operated at over a 70 Hz frame rate, despite its 30 Hz design.

In both the p-well and n-well implementations, no lag or smear was observed. Blooming was suppressed through proper biasing of the reset transistor MR. Dark current of the pwell design was measured to be approximately 0.26 V/s, or under 1 nA/cm². Dark current in the n-well design was higher at approximately 1.76 V/s. The higher responsivity and dark current in the n-well designs can be attributed to the increased collection depth and lower floating diffusion capacitance. In the p-well designs, the well depth of approximately 2 μ m limits the carrier generation depth. In addition, the well depth is small compared to the pixel dimensions of 40 μ m \times 40 μ m. Therefore, electrons that are generated in the well outside a photogate area are more likely to diffuse to the n-substrate than be collected under a photogate. In the n-well designs, electrons that are generated in the substrate below a photogate can be collected by that pixel or diffuse to adjacent pixels. This phenomenon also results in higher crosstalk in the n-well designs than the p-well designs.

Laser spot scans of individual pixels at 632.8 nm and 488 nm confirmed both higher response and higher crosstalk in the n-well designs than the p-well designs. The pixel layout of the baseline pixel is shown in Fig. 6. The 632.8 nm He-Ne laser had a beam diameter of approximately 1.5 μ m and a step size of approximately 2 μ m. In the p-well design, the response is uniform across the photogate area with only poly1, and drops off rapidly at the edges. A lower response is noticeable in areas overlapped by poly2 or metal. In the n-well design, the response drops off more gradually, and crosstalk from adjacent pixels is evident. These effects increase the effective fill-factor of the pixel. The responsivity maps at 488 nm showed similar patterns. However, the green response was lower than the red response due to the polysilicon photogate.

B. Noise Performance

Noise in the image sensors was measured by averaging the variance of each pixel output over many dark frames. Dark current shot noise was eliminated in this measurement by resetting each pixel before data was acquired. For typical operation of the image sensors, the pixel floating diffusion reset noise suppression through CDS is estimated to be over eight orders of magnitude. Based on measured flicker noise coefficients of the p-well circuits, the output referred 1/fnoise of the in-pixel source-follower was estimated to be approximately 111 μ V rms The theoretical reset noise on each 1 pF sample-and-hold capacitor is 65 μ V, resulting in 93 μ V for differential mode. The noise introduced by the column source-followers is estimated to be approximately 46 μ V for



Fig. 6. Layout of baseline CMOS APS pixel.

differential mode for a load capacitance of 2.5 pF resulting in a total theoretical noise of approximately 152 μ V. The calculated read noise in the column circuit alone excluding the pixel is approximately 86 μ V. The measured noise level at a 5-Hz frame rate at room temperature was approximately 153 μ V. Accounting for system noise, read noise in the pwell image sensor is determined to be 151 μ V which is in good agreement with the predicted value. By sampling the pixel reset level onto both sample-and-hold capacitors, noise in the column readout circuit was measured to be 120 μ V. Using measured conversion gain values, the total input referred noise is determined to be 41 e⁻ rms corresponding to a dynamic range of 72 dB.

In order to reduce reset noise, the sample-and-hold capacitors of the n-well 128×128 element array were increased to approximately 2.3 pF by using an MOS capacitor under the poly1-poly2 capacitor. The theoretical reset noise for this circuit is reduced to 63 μ V for differential mode. The total noise is calculated to be 169 μ V. Although the reset noise is lower than in the p-well design, the total noise is higher due to a higher flicker noise coefficient observed in the nwell design. The noise in the column circuit is calculated to be 65 μ V. The measured noise level at a 5 Hz frame rate at room temperature was approximately 209 μ V. Accounting for system noise, the total read noise in the n-well image sensor is determined to be 207 μ V and the column circuit noise is determined to be 60 μ V. The total input referred noise is 32 e⁻ rms corresponding to a dynamic range of 75 dB. The measured noise levels confirm the predicted relative contributions from the pixel and column noise sources.

C. FPN Suppression

A raw output image from the 128×128 element p-well image sensor is shown in Fig. 7(a). The faint vertical stripes in the image indicate that FPN is dominated by column to column variations. In the p-well designs, global FPN observed in the differential output signal was approximately 20 mV p-p (3.3% saturation), with a local variation of approximately 8 mV p-p (0.8% saturation). The global variation is attributed to poor control of the p-well potential toward the center of the array since slower clocking rates reduced the effect, and the 28 ×





(b)

Fig. 7. (a) Raw image from 128 \times 128 CMOS APS and (b) image with FPN suppression through subtracting a column reference.

28 element array showed a similar but much smaller effect. Fig. 7(b) demonstrates the improvement in image quality over Fig. 7(a) when FPN was suppressed by subtracting a column reference using software. With this method, the measured global FPN reduces to 0.8% saturation. In the n-well image sensor, global FPN observed in the differential output signal was approximately 30 mV p-p (2.5% saturation). Subtracting a column reference reduced the FPN to 10 mV p-p (0.8% saturation).





Fig. 8. (a) FPN with crowbar off and (b) FPN with crowbar activated.

The DDS-FPN suppression scheme was incorporated into a subsequent n-well design (AR28NCB). The image sensor was operated as described in Section III. Oscilloscope photos of the output without and with the DDS operation are shown in Fig. 8(a) and (b), respectively. Global FPN of approximately 10 mV was reduced to approximately 1 mV with the DDS operation. Since the saturation in this image sensor was 1.3 V, the FPN is reduced from 0.8% saturation to less than 0.08% saturation. This reflects a 20 dB reduction in FPN. The output conversion gain was determined to be 7.1 μ V/e⁻ and the measured noise level was 197 μ V. Input referred read noise was 28 e⁻ rms corresponding to a dynamic range of 77 dB. The DDS circuit was also implemented in an nwell 128 × 128 element array (AR128N5). Global FPN of approximately 20 mV (1.8% saturation) was reduced to 3 mV (0.27% saturation) with the DDS operation. An improved on-chip DDS circuit was developed after this work [11].

V. OTHER CMOS APS DESIGNS

Variations of the baseline CMOS APS pixel design were investigated and fabricated using commercial CMOS processes

Name	Pixel	Process	Saturation	Conversion	Relative	Noise*	Input	Dynamic	P-P FDN	Dark
	Design		$(\mathbf{m}\mathbf{v})$	Gam (µ v/e)	Response	(μν)	Kelerreu	Kange	FFIN	Current
	-1						Noise (e ⁻)	(dB)	(mV)	(V/s)
AR28P2	Baseline PG	P-well	700	3.3	0.26	160	47	73	26	
AR128P2	Baseline PG	P-well	600	3.7		153	40	72	20	0.26
AR128N2	Baseline PG	N-well	1200	6.5		209	32	75	30	1.76
AR28NCB	Crowbar	N-well	1300	7.1	1	197	28	76	1	1.16
AR128N5	Crowbar	N-well	1100	5.9		255	43	73	3	0.6
APSG2	Light-shielded	P-well	800	3.0		168	55	74		
APSG4	Square PG	P-well	1000	3.1						
APSG7	Tiny PG	N-well	500	6.0	0.11	170	28	69		0.025
APSG1	Tiny PG	P-well	400	2.8		168	59	68		
APSG10	Single poly PG	N-well	1000	7.1	1.09	180	25	75		0.34
APSG5	Photodiode	P-well	1300	2.1	1.48	177	83	77	7	0.22

TABLE II SUMMARY OF EXPERIMENTAL RESULTS

*System noise: 20 µV r.m.s.

[16]. In addition to normal characterization of the 28×28 element image sensors, laser spot scans of individual pixels were performed at 632.8 nm. Pixel designs and experimental results are presented below and summarized in Table II. Since the IC's were fabricated at different times, some variation in operating characteristics can be expected.

A. Light Shielded Pixel (APSG2)

A pixel design with light shield covering the entire pixel except the photogate to limit crosstalk was fabricated using a p-well CMOS process [Fig. 9(a)]. The responsivity was similar to the p-well baseline design, but showed a steeper drop off at the edge of the photogate area and no detectable response in the area covered by the light shield. The saturation level was 800 mV and the output conversion gain was determined to be 3.0 μ V/e⁻. The measured noise was 168 μ V, similar to the other p-well designs.

B. Square Photogate Pixel (APSG4)

A pixel design with a square photogate which achieved a fill-factor of 18% was demonstrated [Fig. 9(b)] as a p-well array. The baseline design was optimized for high fill-factor, which resulted in an L-shaped photogate area. However, a pixel with a regular photogate structure is more suitable for use with microlenses which can increase the effective fill-factor to over 70% [17]. A square pixel is also more suitable for centroiding algorithms. The conversion gain of the square photogate pixel was determined to be $3.1 \,\mu\text{V/e}^-$. The full-well capacity of the square pixel was calculated to be approximately $3.7 \times 10^6 \,\text{e}^-$, but similar to the baseline design, saturation was limited to approximately $132\,000 \,\text{e}^-$ by the output amplifier biasing.

C. Tiny Photogate Pixels (APSG1 and APSG7)

A minimum size photogate design of 3 μ m × 4 μ m with a fill-factor of 0.75% was investigated [Fig. 9(c)]. Typical diffusion length for electrons in these devices is of the order of centimeters. Therefore, it is possible for photo-generated charge outside the photogate area to diffuse toward the photogate and be collected. Since the blue response is attenuated by the photogate, it was hoped that the open area within the pixel with a minimum size photogate would improve the blue response. Although the photogate area is less than 3% of the baseline design, the responsivity of the n-well tiny photogate pixel (APSG7) was measured to be approximately 42% of the baseline p-well design and approximately 11% of the baseline n-well design. The saturation level was 500 mV and the conversion gain was determined to be 6 μ V/e⁻. The measured noise level was 168 μ V. The full-well capacity for this design was approximately 175 000 e⁻ which is still higher than the saturation limit determined by the output amplifier biasing. Due to the effect of the p-well depth described in Section IV-A above, no significant response was observed outside the photogate area in the p-well design (APSG1). In this design, the saturation level and conversion gain were 400 mV and 2.8 μ V/e⁻, respectively.

D. Single-Poly Pixel (APSG10)

An n-well pixel with a fill-factor of 12% was implemented as a single-poly design [Fig. 9(d)]. This design was investigated as single-poly CMOS processes are more commonly available in submicron technologies than double-poly processes. The bridging diffusion between the photogate and transfer gate potentially adds kTC noise and lag, but these effects are expected to be minimal due to the low capacitance of the bridging diffusion. The conversion gain of the single-poly pixel was determined to be 7.1 μ V/e⁻ and the saturation level was 1 V. The measured noise level was 180 μ V. Although the photogate area is reduced due to the single-poly design, responsivity is comparable to the baseline n-well design. An improved single-poly CMOS APS design using more advanced design rules was developed after this work [19].



Fig. 9. (a) Layout of light-shielded pixel, (b) layout of square pixel, (c) layout of tiny photogate pixel, and (d) layout of single poly pixel.

E. Photodiode Pixel (APSG5)

A photodiode pixel with the same output structure as the above circuits was demonstrated in a p-well process (Fig. 10). This pixel design achieved a fill-factor of 35%. Since the output node is the same as the signal charge collection area, it is not possible to reset the output node before readout to eliminate kTC noise by CDS as in the photogate designs. However, by resetting the photodiode after readout and using that reset level for CDS, it is possible to eliminate 1/fnoise and fixed pattern noise from the pixel. The capacitance of the photodiode node is higher than the capacitance of the output node of the photogate designs, resulting in lower conversion gain. The conversion gain of the photodiode pixel was determined to be approximately 2.1 μ V/e⁻. Although the conversion gain is lower, the signal level was approximately five times higher than in the p-well baseline photogate design at the same illumination due to the improved optical fill-factor and elimination of the photogate. Thus, the signal-to-noise ratio is improved although absolute noise is increased. The saturation level was observed to be approximately 1.3 V. Fixed pattern noise was approximately 7 mV p-p or less than 0.6% saturation. Measured noise was 177 μ V. Laser spot scans at 632.8 nm and 488 nm show improved optical response over the photogate designs. Functionally similar to



Fig. 10. Layout of photodiode pixel.

the AMI sensor, the photodiode APS is simpler to scale to smaller design rules and may be preferable for many applications.

VI. CONCLUSIONS

The development of several CMOS-based active pixel image sensors has been presented. Excellent blooming control was achieved and no lag or smear was observed. Both on-chip and off-chip column-FPN reduction schemes were explored. Global FPN was reduced to less than 0.1% using the onchip DDS circuit. In general, n-well designs showed higher conversion gain and saturation levels than p-well designs which can be attributed in part to lower capacitance of the floating diffusion output node and higher gain of the inpixel source-follower in the n-well process than in the p-well process. P-well designs showed lower responsivity but no crosstalk between pixels due to the well depth. N-well designs showed higher responsivity but also showed some crosstalk. Since the noise levels were also higher in the n-well designs, dynamic range was comparable to the p-well designs. Various pixel designs optimized for limiting crosstalk, integration with microlenses, improving optical response, and use of standard single-poly CMOS processes without any additional mask levels have been investigated.

Improved readout schemes and methods to further reduce FPN are currently being investigated. Integration of on-chip analog-to-digital conversion is being explored [18]. Use of $0.8-\mu m$ and $1.2-\mu m$ CMOS technology can result in higher fill-factor or smaller pixel sizes. The use of microlenses can likely improve the effective fill-factor. Larger formats can be implemented with no significant modifications [19]. High frame rate imaging is also possible with modified transistor sizing and multiport readout. This ongoing research work paves the way for the development of more complex pixel structures and the integration of more sophisticated on-chip electronics in the future.

ACKNOWLEDGMENT

The authors would like to thank M. Ortiz for writing the image acquisition and display software that was used in this research. The authors appreciate useful conversations and encouragement from our colleagues at JPL, especially C. Stevens, J. Nakamura, and B. Nixon. The support of V. Sarohia of JPL and G. Johnston of NASA Headquarters is gratefully acknowledged. The research described in this paper was carried out by the Center for Space Microelectronics Technology, Jet Propulsion Laboratory, California Institute of Technology.

Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer or otherwise, does not constitute or imply endorsement by the United States Government or the Jet Propulsion Laboratory, California Institute of Technology.

REFERENCES

- E. R. Fossum, "Architectures for focal-plane image processing," Opt. Eng., vol. 28, no. 8, pp. 865–871, Aug. 1989.
- [2] S. E. Kemeny, E.-S. Eid, S. Mendis, and E. R. Fossum, "Update on focal-plane image processing research," in *Charge-Coupled Devices and Solid-State Optical Sensors II, Proc. SPIE*, vol. 1447, Feb. 1991, pp. 243–250.
- [3] A. M. Chiang and B. E. Burke, "A high speed digitally programmable CCD transversal filter," *IEEE J. Solid-State Circuits*, vol. 18, pp. 745–13, Sept. 1983.

- [5] D. Renshaw, P. Denyer, G. Wang, and M. Lu, "ASIC vision," in Proc. IEEE Custom Integrated Circuits Conf., 1990, pp. 7.3.1–7.3.4.
- [6] F. Andoh et al., "A 250,000-pixel image sensor with FET amplification at each pixel for high-speed television cameras," in ISSCC Dig. Tech. Papers, Feb. 1990, pp. 212–213.
- [7] M. Ogata, T. Nakamura, K. Matsumoto, R. Ohta, and R. Hyuga, "A small pixel CMD image sensor," *IEEE Trans. Electron Devices*, vol. 37, pp. 964–971, Apr. 1990.
- [8] J. Hynecek, "BCMD—An improved photosite structure for high density image sensors," *IEEE Trans. Electron Devices*, vol. 38, pp. 1011–1020, May 1991.
- [9] N. Tanaka, T. Ohmi, and Y. Nakamura, "A novel bipolar imaging device with self-noise reduction capability," *IEEE Trans. Electron Devices*, vol. 36, pp. 31–37, Jan. 1989.
- [10] J. Nisizawa, T. Tamamushi, and T. Ohmi, "Static induction transistor image sensor," *IEEE Trans. Electron Devices*, vol. ED-26, pp. 1970–1977, Dec. 1979.
- [11] R. Nixon, S. Kemeny, C. Staller, and E. Fossum, "128 × 128 CMOS photodiode-type active pixel sensor with on-chip timing, control and signal chain electronics," in *Charge-Coupled Devices and Solid-State Optical Sensors V, Proc. SPIE*, vol. 2415, Feb. 1995, paper no. 34.
- [12] M. White, D. Lampe, F. Blaha, and I. Mack, "Characterization of surface channel CCD image arrays at low light levels," *IEEE J. Solid-State Circuits*, vol. SC-9, pp. 1–13, Sept. 1974.
- [13] J. Hynecek, "A new device architecture suitable for high-resolution and high performance image sensors," *IEEE Trans. Electron Devices*, vol. 35, no. 5, May 1988.
- [14] N. Tanaka *et al.* "A 310 k Pixel Bipolar Imager (BASIS)," in *ISSCC Dig. Tech. Papers*, Feb. 1989, pp. 96–97.
 [15] H. Wey and W. Guggenbuhl, "An improved correlated double sampling
- [15] H. Wey and W. Guggenbuhl, "An improved correlated double sampling circuit for low noise charge-coupled devices," *IEEE Trans. Circuits Syst.*, vol. 37, pp. 1559–1565, Dec. 1990.
- [16] S. Mendis, S. Kemeny, R. Gee, B. Pain, Q. Kim, and E. Fossum, "Progress in CMOS active pixel image sensors," in *Proc. SPIE*, vol. 2172, Feb. 1994, pp. 19–29.
- [17] Y. Sano, T. Nomura, H. Aoki, S. Terakawa, H. Kodama, T. Aoki, and Y. Hiroshima, "Submicron spaced lens array process technology for a high photosensitivity CCD image sensor," in *IEEE Int. Electron Device Meeting Tech. Dig.*, Dec. 1990, pp. 283–286.
- [18] S. Mendis, B. Pain, R. Nixon, and E. Fossum, "Design of a low-lightlevel image sensor with on-chip sigma-delta analog-to-digital conversion," in *Charge-Coupled Devices and Solid-State Optical Sensors III*, *Proc. SPIE*, vol. 1900, Feb. 1993, pp. 15–26.
- [19] A. Dickinson, B. Ackland, E.-S. Éid, D. Inglis, and E. Fossum, "A 256 × 256 CMOS active pixel image sensor with motion detection," in *ISSCC Dig. Tech. Papers*, Feb. 1995, pp. 226–227.



Sunetra K. Mendis (S'91–M'95) was born in Sri Lanka. She received the B.S. degree in electrical engineering from Lafayette College, Easton, PA, in 1988 and the M.S. and Ph.D. degrees also in electrical engineering from Columbia University, New York, NY, in 1990 and 1995, respectively.

From 1991 to 1994 she conducted her doctoral research on CMOS active pixel image sensors with on-chip analog-to-digital conversion at the Jet Propulsion Laboratory. From 1994 to 1995 she was a Member of Technical Staff at AT&T Bell Labs

working on CMOS imagers and capacitive fingerprint sensors. Since 1995 she has been with the ULSI Research Lab of Hewlett Packard, Palo Alto, CA. Her current research effort is on imaging devices in advanced CMOS processes.

Dr. Mendis is a member of Eta Kappa Nu, Tau Beta Pi, and Phi Beta Kappa.



Sabrina E. Kemeny (S'84–M'91) received the A.S. degree from The University of Vermont, Burlington, in 1977. She received the BSEE and MSEE degrees in 1986 and 1987 and the Ph.D. degree in 1991, all in electrical engineering from Columbia University, New York, NY.

She began her professional career as a registered nurse. As a Ph.D. student, her work centered on the design and implementation of charge-coupled device (CCD) image sensors and on-chip image processing using charge domain circuits. In the

summer of 1988, she worked for the Ford Aerospace and Communications Corporation and designed the linear CCD image sensor flown on the Mars Observer Mission. In 1991, she joined the NASA Jet Propulsion Laboratory (JPL) as a Member of the Technical Staff in the Microdevices Technology Section. At JPL, she worked on VLSI implementation of neural network circuits and flew a successful experiment aboard the DoD STRV1 satellite mission. She developed a massively parallel single-chip VLSI processor for optimal path planning for battlefield management and civilian rescue units. She co-invented the APS technology and became a member of the APS R&D Team. In 1995 she left JPL to form Photobit and serves as Chief Executive Officer. She has published more than 26 technical papers and holds three patents with several patents pending.

While an undergraduate at Columbia, Dr. Kemeny received the Helen Rubenstein Outstanding Women of Science Scholarship Award. She was awarded the JPL/TAP Exceptional Service Award in 1994 for the massively parallel single-chip VLSI processor. She also received a NASA Space Act Monetary Award in 1995 while a member of the APS R&D Team.

Russell C. Gee (S'88–M'92) received the B.S. degree in electrical engineering from the University of California, Los Angeles, in 1990. He received the M.S. degree in electrical engineering from the University of California, San Diego, in 1993. His thesis was on the fabrication and characterization of carbon-doped InP/ InGaAs HBT's.

He was a Member of the Technical Staff at the Jet Propulsion Laboratory from 1992 to 1995 working on the development of CMOS and III-V active pixel sensor technology for visible and IR imaging applications. In 1995, he joined Intel Corporation in Santa Clara, CA, as a CAD engineer. His current interests are in the areas of device physics, CMOS compact modeling, and compact model parameter extraction methodologies.

Bedabrata Pain (M'95) received the Bachelor of Technology degree in 1986 from the Indian Institute of Technology, Kharagpur, India, and the Masters and Ph.D. degrees in electrical engineering at Columbia University, New York, NY, in 1989 and 1993, respectively.

In 1993 he joined the Jet Propulsion Laboratory (JPL) as a post-doctoral Research Associate. Since 1994, he has been a member of technical staff at JPL. Currently, he heads the advanced imager and focal-plane technology group at JPL and is involved in research and development of CMOS active pixel sensors, infrared sensors, and integrated charged particle detectors. His current research interests include low-noise, low-power mixed analog/digital VLSI, and integrated sensor technology.

Dr. Pain is the recipient of two NASA achievement awards for his contribution to the active pixel sensor technology and the airborne visible/infrared imaging spectrometer.





Craig O. Staller received the B.S. degree in physics from Widener University, Chester, PA, in 1982 and the M.S. degree, also in physics, from Rensselear Polytechnique Institute, Troy, NY, in 1984.

In 1984, he joined General Dynamics Pomona Division working with infrared detectors and infrared transmitting glass fibers. Since 1985, he has been with the Jet Propulsion Laboratory, Pasadena, CA, testing and evaluating infrared, visible, ultraviolet and low energy particle detectors and focal plane arrays.

Quiesup Kim (M'86) received the B.S., M.S., and Ph.D. degrees in physics from the Seoul National University, Seoul, Korea, University of Oregon, Eugene, and Oklahoma State University, in 1965, 1970, and 1974, respectively.

Since 1980 he has been a Research Scientist at the Jet Propulsion Laboratory, Pasadena, CA. He has been appointed as a Research Advisor for the National Research Council of the JPL/NASA in 1983. He has published more than 50 papers in lattice dynamics, IR sensors, dielectric materi-

als, pyroelectronics, photoluminescence, Raman and Fourier transformation infrared spectroscopy, ellipsometry, scanning electron microscopy, and electronic part failure analysis. Recently, he has developed a tool of nondestructive multipurpose microelectronic advanced laser scanner (MEALS) to apply micron-size laser beams to characterize imaging sensors for improvements in the design and fabrication. His current research interests include development of multispectral monolithic active pixel sensors, noncontact microchannel device assessment, and solar power sources for Mars surface applications.



Eric R. Fossum (S'80–M'84–SM'91) received the B.S. in physics and engineering from Trinity College in 1979 and the Ph.D. in electrical engineering from Yale University, New Haven, CT, in 1984.

He was a member of Columbia University's Electrical Engineering faculty from 1984–1990. At Columbia, he and his students performed research on CCD focal-plane image processing and high speed III-V CCD's. In 1990, he joined the Jet Propulsion Laboratory (JPL), California Institute of Technology, Pasadena, to manage image sensor and

focal-plane technology research and advanced development. At JPL, he led the development of CMOS active pixel sensors and in 1994 was named a Senior Research Scientist. In 1996, he joined Photobit as Chief Scientist, a company he helped found in 1995. He also serves as Adjunct Professor of Electrical Engineering at the University of California, Los Angeles. He has published over 160 technical papers.

Dr. Fossum has received several awards including the Yale Becton Prize in 1984, the IBM Faculty Development Award in 1984, the National Science Foundation Presidential Young Investigator Award in 1986, the JPL Lew Allen Award for Excellence in 1992, and the NASA Exceptional Achievement Medal in 1996. He has organized several conferences including the IEEE Workshops on CCD's and Advanced Solid-State Image Sensors and the SPIE Conferences on Infrared Readout Electronics.