

# CMOS Image Sensors: Electronic Camera On A Chip

Eric R. Fossum

Center for Space Microelectronics Technology  
Jet Propulsion Laboratory, California Institute of Technology  
4800 Oak Grove Drive, MS 300-315  
Pasadena, California 91109 USA

## Abstract

Recent advancements in CMOS image sensor technology are reviewed, including both passive pixel sensors and active pixel sensors. On-chip analog to digital converters and on-chip timing and control circuits permit realization of an electronic camera-on-a-chip.

## 1. Introduction

Today there are many kinds of electronic cameras with very different characteristics. Camcorders are the most well known electronic camera and capture images with television resolution at 30 frames per second. The camcorder market has driven impressive improvements in charge-coupled device (CCD) technology - the ubiquitous electronic camera sensor technology. Digital still cameras capture higher resolution images (e.g. 1024 x 1024 or higher) at slower pixel rates. These cameras, while presently very expensive for consumer applications, are expected to rapidly drop in price. Low resolution monochrome CCD cameras are very inexpensive. Spaceborne, high resolution electronic cameras occupy the opposite end of the spectrum.

New markets are emerging for digital electronic cameras, especially in computer peripherals for document capture and visual communications. If the cost of the camera can be made sufficiently low (e.g. \$100 or less per camera) it is expected that most personal computers will have at least one camera peripheral. Even less expensive cameras will find automotive and entertainment applications. Wireless applications of cameras will require ultra low power operation. Very small cameras (e.g. less than 10 cm<sup>3</sup>) will also permit new markets.

Despite the wide variety of applications, all digital electronic cameras have the same basic functions. These are (1) optical collection of photons, i.e. a lens, (2) wavelength discrimination of photons, i.e. filters, (3) detector for conversion of photons to electrons e.g. a photodiode, (4) a method to readout the detectors e.g. a CCD, (5) timing, control and drive electronics for the

sensor, (6) signal processing electronics for correlated double sampling, color processing, etc., (7) analog to digital conversion and (8) interface electronics. In a CCD-based system, these electronics often consume several Watts of power (e.g. 5 W-10 W) and, for example, are the major drain on a camcorder battery. The volume and mass of the electronics and power supply constrains the level of miniaturization achievable with the system.

Since the CCD's inception in the early 1970's, the main focus of research and development has been CCD sensor performance. Criteria include quantum efficiency, optical fill factor (fraction of pixel used for detection), dark current, charge transfer efficiency, readout noise, readout rate, lag, smear, and dynamic range. A desire to reduce optics mass has driven a steady reduction in pixel size. HDTV and scientific applications have driven an increase in array size. Recently, emphasis has been placed on functionality, such as electronic shutter, low power and simplified supply voltages.

CMOS image sensors, under sporadic investigation since the 1960's, and under-nourished in comparison to CCDs, are very apropos for highly integrated, low power imaging systems. Historically, CMOS image sensors have compared unfavorably to CCDs with respect to the above performance criteria. However, recent advances have led to the CMOS active pixel sensor (APS) that has performance competitive with CCDs but with vastly increased functionality, substantially lower system power (10-50 mW), and the potential for lower system cost.

It is now straightforward to envision a single chip camera that has integrated timing and control electronics, sensor array, signal processing electronics, analog to digital converter and interface. Such a camera-on-a-chip will have a full digital interface, operate with standard logic supply voltages, and consume power measured in the tens of milliwatts. This paper describes CMOS image sensor technology and the roadmap to achieve a camera-on-a-chip imaging system.

### 1.3.1

## 2. Historical Background

Before CMOS APS and before CCDs there was MOS. In the 1960's there were numerous groups working on solid-state image sensors with varying degrees of success using NMOS, PMOS and bipolar processes. For example, in 1963, Morrison reported a structure (that is now referred to as a computational sensor) that allowed determination of a light spot's position using the photoconductivity effect<sup>1</sup>. The *scanistor* was reported in 1964 by IBM<sup>2</sup>. The scanistor used an array of npn junctions addressed through a resistive network to produce an output pulse proportional to the local incident light intensity. In 1966 Westinghouse reported a 50x50 element monolithic array of phototransistors<sup>3</sup>. All of these sensors had an output signal proportional to the instantaneous local incident light intensity and did not perform any intentional integration of the optical signal. As a consequence, the sensitivity of these devices was low and they required gain within the pixel to enhance their performance.

In 1967, Weckler at Fairchild suggested operating p-n junctions in a photon flux integrating mode<sup>4</sup>. The photocurrent from the junction is integrated on a reverse-biased p-n junction capacitance. Readout of the integrated charge using a PMOS switch was suggested. The signal charge, appearing as a current pulse, could be converted to a voltage pulse using a series resistor. A 100x100 element array of photodiodes was reported in 1968<sup>5</sup>. Weckler later called the device a *reticon* and formed Reticon to commercialize the sensor.

Also in 1967, RCA reported a thin-film transistor (TFT) solid-state image sensor using CdS/CdSe TFTs and photoconductors<sup>6</sup>. The 180x180 element array included self-scanning complementary logic circuitry for sequentially addressing pixels. A battery operated wireless camera was also reported to have been constructed to demonstrate the array.

Also active at that time was Plessey in the UK. In a 1968 seminal paper, Noble described several configurations of self-scanned silicon image detector arrays<sup>7</sup>. Both surface photodiodes and buried photodiodes (to reduce dark current) were described. Noble also discussed a charge integration amplifier for readout, similar to that used later by others. In addition, the first use of a MOS source-follower transistor in the pixel for readout buffering was reported. An improved model and description of the operation of the sensor was reported by Chamberlain in 1969<sup>8</sup>. The issue of fixed-pattern noise (FPN) was explored in a 1970 paper by Fry, Noble, and Rycroft<sup>9</sup>.

Until recently, FPN has been considered the primary problem with MOS and CMOS image sensors. In 1970, when the CCD was first reported<sup>10</sup>, its relative freedom from FPN was one of the major reasons for its adoption over the many other forms of solid-state image sensors. The smaller pixel size afforded by the simplicity of the CCD pixel also contributed to its embrace by industry.

The 1970's saw a great deal of activity in CCDs but little reported activity on other image sensors. In the late 1970's and early 1980's Hitachi continued the development of MOS image sensors<sup>11</sup> for camcorder-type applications, including single chip color imagers<sup>12</sup>. Temporal noise in MOS sensors started to lag behind the noise achieved in CCDs, and by 1985, Hitachi combined the MOS sensor with a CCD horizontal shift register<sup>13</sup>. In 1987, Hitachi introduced a simple on-chip technique to achieve variable exposure times and flicker suppression from indoor lighting<sup>14</sup>. However, perhaps due to residual temporal noise, especially important in low light conditions, Hitachi abandoned its MOS approach to sensors.

## 3. Modern CMOS image sensors

The 1990's have seen a resurgent interest in CMOS image sensors. The major reason for the interest is related to miniaturized and cost effective imaging systems. CMOS-based image sensors offer the potential opportunity to integrate a significant amount of VLSI electronics on-chip and reduce component and packaging costs. CCD technology, on the other hand, has become quite specialized and, in general, is not well-suited to CMOS integration due to voltage, capacitance and process constraints.

Contributing to the recent activity in CMOS image sensors is the steady, exponential improvement in CMOS technology. The rate of minimum feature size decrease has outpaced similar improvements in CCD technology. Furthermore, sensor pixel size is limited by both optical physics and optics cost, making moot the CCD's inherent pixel size advantage. Recent progress in on-chip signal processing has also reduced FPN to acceptable levels.

There are three predominant approaches to pixel implementation in CMOS: passive pixel, photodiode-type active pixel, and photogate-type active pixel. These are described below. There are also several ways to make pn junction photodiodes in CMOS<sup>15</sup>, but generally n+ diodes on a p/p+ epi substrate in an n-well process give the most satisfactory results.




Figure 1. The steadily increasing ratio between pixel size and minimum feature size permits the use of CMOS circuitry within each pixel.

### Passive pixel approach

The passive photodiode pixel approach remains virtually unchanged since first suggested by Weckler in 1967. The passive pixel concept is shown below in Figure 2 and is the basis for photodiode arrays produced by EG&G Reticon and Hitachi, and more recently, by Edinburgh University and VLSI Vision in Scotland<sup>16,17</sup>, and by Linkoping University and IVP in Sweden<sup>18,19,20</sup>. Significant levels of integration have been achieved with the passive pixel approach, including on-chip analog-to-digital conversion (ADC) described later.




Figure 2. Passive pixel schematic and potential well. When the transfer gate TX is pulsed, photogenerated charge integrated on the photodiode is shared on the bus capacitance.

The passive pixel features excellent quantum efficiency since the photodiode is not covered by polysilicon. With only a single transistor per pixel required for readout, it has the smallest possible pixel pitch for a given optical fill factor. A second selection transistor has sometimes been added to permit true X-Y addressing and reduce bus capacitance. Pixel pitch is typically 10x the minimum feature size. Small pixels are desired for small inexpensive die size and small, lightweight optics.

Much larger pixels have been used for document imaging<sup>21</sup>. Page-sized image sensors (7.7" x 9.6") using amorphous silicon and constructed with a passive pixel architecture have been demonstrated with a dynamic range of  $10^4$ - $10^5$ .

The major problems with the passive pixel are its noise level and scalability. Noise on a passive pixel is typically of the order of 250 electrons r.m.s., compared to commercial CCDs that achieve less than 20 electrons r.m.s. of read noise. The passive pixel also does not scale well to larger array sizes and/or faster pixel readout rates. This is because increased bus capacitance and faster readout speed both result in higher readout noise. To date, passive pixel sensors suffer from large fixed pattern noise, though this is not a fundamental problem.

### Active pixel approach

It was quickly recognized, almost as soon as the passive pixel was invented, that the insertion of a buffer/amplifier into the pixel could potentially improve the performance of the pixel. A sensor with an active amplifier within each pixel is referred to as an active pixel sensor or APS. Since each amplifier is only activated during readout, power dissipation is minimal and generally less than a CCD. Non-CMOS APS devices have been developed that have excellent performance such as the charge-modulation devices (CMD)<sup>22</sup> but these devices<sup>23,24,25</sup> require a specialized fabrication process. In general, APS technology has many advantages over CCDs.<sup>26</sup>

The CMOS APS trades pixel fill factor for improved performance using the in-pixel amplifier. Pixels are typically designed for a fill factor of 20-30%. Loss in optical signal is more than compensated by reduction in read noise for a net increase in signal to noise ratio and dynamic range. Microlenses are commonly employed with low fill factor interline CCDs<sup>27,28</sup> and can recover the lost optical signal. The simple, polyimide microlense refracts incident radiation from the circuitry region of the pixel to the detector region. The microlense can improve optical fill factor by 3-fold so that the net optical aperture for the detector is 60%-80%.

### Photodiode-type APS

The photodiode-type APS was described by P.Noble in 1968 and has been under investigation by F.Andoh at NHK in Japan since the late 1980's<sup>29,30,31</sup> in collaboration with Olympus, and later, Mitsubishi Electric. A diagram of the photodiode-type APS is shown below in Figure 4. In a version of the NHK/Olympus device, the photodiode is not used for optoelectronic conversion; instead an a-Se thin film covers the pixel and the sensor is operated in an electron-bombarded mode. A similar device with an a-Si:H overlayer was described by Huang and Ando in 1990<sup>32</sup> but operated in a conventional optically illuminated mode. The overlayer is used to improve

effective fill factor. The structure of Figure 4 was also employed by JPL in a 128x128 element array that had on-chip timing, control, correlated double sampling and fixed pattern noise suppression circuitry<sup>33</sup>, as shown in Figure 5.




Figure 3. Crosssection of NHK CMOS APS structure with a-Se overlayer for electron bombardment from photocathode.

More complicated pixels can be constructed to improve functionality and to a lesser extent, performance. Hamamatsu reported on an improved sensor that used a transfer gate between the photodiode and the source follower gate<sup>34</sup>. The transfer gate keeps the photodiode at constant potential and increases output conversion gain by reducing capacitance but introduces lag. The Hamamatsu sensor also improved fixed pattern noise using a feedback technique. More complication was added by the Technion to permit random access and electronic shuttering at a significant expense of pixel size<sup>35</sup>.




Figure 4. A photodiode-type active pixel sensor (APS). The voltage on the photodiode is buffered by a source follower to the column bus, selected by RS-row select. The photodiode is reset by transistor RST.

Photodiode-type APS pixels have high quantum efficiency as there is no overlying polysilicon. The read noise is limited by the reset noise on the photodiode since correlated double sampling is not easily implementable, and is typically 75-100 electrons r.m.s. The photodiode-type APS uses three transistors per pixel and has a typical pixel pitch of 15x the minimum feature size. The photodiode APS is suitable for most mid to low performance applications, and its performance improves for smaller pixel sizes since the reset noise scales as  $C^{1/2}$ , where C is the photodiode capacitance. Preliminary measurements at JPL indicate that the dark current radiation sensitivity of the photodiode-type APS is superior to the photogate-type APS described next.




Figure 5. A 128x128 photodiode-type CMOS APS with on chip timing control, correlated double sampling and fixed pattern noise suppression circuitry. Readout window and interframe integration time is asynchronously commanded. JPL chip requires only +5V and clock to produce high quality analog video output<sup>33</sup>.

#### Photogate-type APS

The photogate APS was introduced by JPL in 1993<sup>36,37</sup> for high performance scientific imaging and low light applications. The photogate APS combines CCD benefits and X-Y readout, and is shown schematically below in Figure 6. Signal charge is integrated under a photogate. For readout, an output floating diffusion is reset and its resultant voltage measured by the source follower. The charge is then transferred to the output diffusion by pulsing the photogate. The new voltage is then sensed. The difference between the reset level and the signal level is the output of the sensor. This correlated double sampling suppresses reset noise, 1/f noise, and fixed pattern noise due to threshold voltage variations.




Figure 6. Photogate-type APS pixel schematic and potential wells. Transfer of charge and correlated double sampling permits low noise operation.

The photogate and transfer gate ideally overlap using a double poly process. However, the insertion of a floating diffusion between PG and TX has minimal effect on circuit performance and permits the use of single poly processes<sup>38</sup>. The photogate-type APS uses five transistors per pixel and has a pitch typically equal to 20x the minimum feature size. Thus, to achieve a 10 μm pixel pitch, a 0.5 μm process must be employed.

### 1.3.4

A 0.25  $\mu\text{m}$  process would permit a 5  $\mu\text{m}$  pixel pitch. The floating diffusion capacitance is typically of the order of 10 fF yielding a conversion gain of 10-20  $\mu\text{V}/\text{electron}$ . Subsequent circuit noise is of the order of 150-250  $\mu\text{V}$  r.m.s., resulting in a readout noise of 10-20 electrons r.m.s., with the lowest noise demonstrated to date of 13 electrons r.m.s.<sup>39</sup>




Figure 7. Close up of photogate pixels implemented using 1.2  $\mu\text{m}$  design rules with 20.4  $\mu\text{m}$  pixel pitch by JPL.

The architecture of the CMOS APS is typically designed to read out a row at a time, as selected by a decoder, with the reset and signal levels held on sampling capacitors at the bottom of the column. The column capacitors are selected by a decoder for buffered readout. Thus, the sensor can be read out in a sequential or nearly random access subsampled fashion, or by selecting a small window for readout to enable electronic zoom.




Figure 8. Image of a US \$1 bill taken with a JPL 256x256 element CMOS APS showing excellent image quality with no artifacts.

A 256x256 CMOS APS with 20  $\mu\text{m}$  pixels implemented using 0.9  $\mu\text{m}$  CMOS, without timing and control was reported by AT&T and JPL<sup>40</sup>. Motion detection was implemented by changing the timing of the sensor so that the previous frame is stored on the floating diffusion while the next frame is integrated under the photogate.

Output is the difference between successive frames. A 1024x1024 element CMOS APS with 10  $\mu\text{m}$  pixels implemented using 0.5  $\mu\text{m}$  CMOS, also without timing and control, has been fabricated and tested and will be reported soon by AT&T and JPL<sup>41</sup>. A 256x256 element CMOS APS with 20.4  $\mu\text{m}$  pixels implemented using a 1.2  $\mu\text{m}$  n-well process with timing and control logic will be reported by JPL<sup>39</sup>. This sensor requires only +5V and clock to produce analog video output. Variable integration time and window of interest readout can be commanded asynchronously. The chip can be readout in normal mode or in motion detection mode.




Figure 9. 1024x1024 element photogate CMOS APS with 10  $\mu\text{m}$  pixel pitch fabricated using 0.5  $\mu\text{m}$  design rules by AT&T/JPL.

#### Other pixels

A non-integrating 512x512 element photodiode-type APS was reported by IMEC with a 6.6  $\mu\text{m}$  pixel pitch<sup>42</sup>. This sensor operates in a non-integrating current mode with logarithmic response. FPN was corrected by means of hot-carrier-induced threshold voltage shift.

The pinned photodiode, developed for interline transfer CCDs, features high quantum efficiency (esp. in the blue), low dark current, and low noise readout. The pinned photodiode has been combined with CMOS APS readout by JPL/Kodak to achieve high performance pixel response<sup>43</sup>.

A photogate CMOS APS with a floating-gate sense amplifier that allows multiple non-destructive, doubly sampled reads of the same signal was developed by JPL for use with oversampled column-parallel ADCs<sup>44</sup>.

A floating gate sensor with a simple structure was reported by JPL/Olympus<sup>45</sup>. This sensor used a floating gate to collect and sense the photosignal and features a compact pixel layout with complete reset.

There has been significant work on retina-like CMOS sensors with non-linear, adaptive response<sup>46</sup>. While their utility for electronic image capture has not yet been demonstrated, their very large dynamic range and similarity to the response of the human eye offer intriguing possibilities for on-chip intelligent imaging.

#### **Analog signal processing**

On-chip analog signal processing can be used to improve the performance and functionality of the CMOS image sensor. JPL has developed a delta-difference sampling (DDS) approach to suppress FPN peak-to-peak to 0.1% of saturation level<sup>33</sup>. Other examples of signal processing demonstrated in CMOS image sensors include smoothing using neuronMOSFETs<sup>47</sup>, programmable amplification<sup>48</sup>, multiresolution imaging<sup>49</sup>, video compression<sup>50</sup>, and intensity sorting<sup>51</sup>. Continued improvement in analog signal processing performance and functionality is expected. Other computational-type optical sensors have been demonstrated that use CMOS analog signal processing<sup>52,53</sup>.

#### **On-chip ADC**

On-chip ADC is desired for image sensors to simplify system design and achieve a single chip imaging system. One of the most significant benefits of a CMOS-based image sensor is its easy integration with an on-chip analog-to-digital converter. The ADC must have low power dissipation, not occupy too much chip area, yet achieve at least 8 bit resolution at 10 megapixel/sec data rates. Many different architectures are possible as the design trade space is relatively flat<sup>54</sup>. It is possible to have a single ADC for the entire array operating at high conversion rate, an ADC for each pixel operating at the frame rate, or an ADC for each column of the array. The latter architecture is referred to as column-parallel and represents a good trade of parallelism and chip area for lower power. Several Swedish papers have been presented that described column-parallel ADCs integrated with passive pixel CMOS image sensors<sup>18,19,20</sup>. These sensors generally use the single-slope ADC conversion technique. A column parallel 8-bit single slope ADC has been integrated with a small CMOS APS by JPL<sup>55</sup>, and a larger array with the same ADC was demonstrated by JPL/AT&T<sup>56</sup>. Since the CMOS APS has a dynamic range of 13-14 bits, greater resolution is desirable. Oversampled ADCs in a column parallel architecture were demonstrated by Mendis at JPL<sup>44,55</sup> but not integrated with an image sensor. Pixel level oversampled ADC has been explored by Stanford<sup>57</sup> but requires high frame rate readout. A single-bit ADC

integrated with a photodiode-type CMOS APS was developed for high speed binary imaging<sup>58</sup>.




Figure 10. A 176x144 element, 20  $\mu\text{m}$  pitch CMOS APS with 176 8-b single slope ADCs achieving 30 Hz operation with 35 mW power at 3.5V supply voltage by AT&T/JPL.

#### **4. Roadmap for Camera-on-a-Chip**

All the component technologies to realize a CMOS electronic camera-on-a-chip have been developed. Single chip cameras based on the lower performance passive pixel are already available. Higher performance single-chip cameras based on the CMOS APS technology are expected to emerge shortly. Improvement in on-chip ADC technology to take advantage of the high dynamic range is needed. Backend processes for color filter arrays and microlenses are nearly as complicated as the standard CMOS process and add significantly to cost. A single chip color camera can be expected in the next year or two. Standards for digital cameras need to be developed to enable the wider development of the technology.

#### **4. Impact of CMOS Scaling Trends**

The future prospects for CMOS image sensors are bright. The effect of predictable trends in CMOS technology, based on the industry standard technology roadmap, were examined by Fossum and Wong of JPL/IBM<sup>59</sup>. To at least 0.25  $\mu\text{m}$  minimum feature sizes, it appears that the standard CMOS process will permit the fabrication of high performance CMOS image sensors.

The most obvious problem, but the easiest to correct, is the trend toward the use of silicides. Silicides are optically opaque and detrimental to image sensing. A silicide-blocking mask is available in some processes already. The switchover to silicon-on-insulator (SOI) technology will be problematic for the sensors due to the minimal absorption of photons in thin silicon films, but such a switchover is not expected to generally occur until

beyond 0.25  $\mu\text{m}$  minimum feature sizes. Active pixel sizes at the "cheap lens limit" (e.g. 5  $\mu\text{m}$ ) will be readily achievable in 0.25  $\mu\text{m}$  CMOS. Passive pixel sizes well below that size will also be achievable.

Below 0.25  $\mu\text{m}$ , "off" transistor currents may be of concern. Dark current is expected to minimally increase from 0.5  $\mu\text{m}$  processes to 0.25  $\mu\text{m}$  processes. This will likely be compensated by a steady improvement in wafer and process quality control. Intrinsic fixed pattern noise may increase due to threshold voltage mismatch, but FPN suppression circuitry will likely become more sophisticated as well. A switch from LOCOS to shallow trench isolation would likely improve sensor performance. Deep trench isolation would be useful to reduce crosstalk. Reduced power supply voltages will reduce analog circuitry "headroom", but is partially offset by concomitant reduction in threshold voltages. Increases in DRAM chip size will drive improvements in process control as well as stepper field size -- useful for larger format image sensors.

It is inevitable that when CMOS image sensors capture a significant share of the electronic imaging market, process deviations from standard CMOS will be made to permit product differentiation and improved performance. This is already the case with analog CMOS for capacitors and isolation. Use of the pinned photodiode<sup>43</sup> will improve quantum efficiency and decrease dark current. Double poly will permit efficient implementation of capacitors. However, the increased integration and low power enabled by CMOS will continue to permit many advantages over a CCD-based technology.

## 5. Conclusions

Highly miniaturized imaging systems based on CMOS image sensor technology are emerging as a competitor to CCDs for low cost visual communications and multimedia applications. The CMOS active pixel sensor (APS) technology has demonstrated noise, quantum efficiency, and dynamic range performance comparable to CCDs with greatly increased functionality. CMOS image sensors with on-chip timing and control, and analog-to-digital conversion are enabling one-chip imaging systems with a full digital interface. Such a "camera-on-a-chip" may make image capture devices as ubiquitous in our daily lives as the microprocessor.

## 6. Acknowledgments

The author gratefully acknowledges the assistance of colleagues in North America, Asia and Europe too

numerous to name individually in the preparation of this manuscript. In particular, the assistance of J. Nakamura and J. Li in tracking down papers is greatly appreciated. The stories told to me of the early days of MOS imaging devices by G. Weckler, R. Dyck and S. Chamberlain were interesting and are also appreciated.

Preparation of this paper was performed by the Center for Space Microelectronics Technology, Jet Propulsion Laboratory, California Institute of Technology, and was jointly sponsored by the Advanced Research Projects Agency and the National Aeronautics and Space Administration, Office of Space Access and Technology.

Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not constitute or imply its endorsement by the United States Government, or the Jet Propulsion Laboratory, California Institute of Technology.

## 7. References

- <sup>1</sup> S. Morrison, "A new type of photosensitive junction device," *Solid-State Electronics*, vol. 5, pp. 485-494 (1963).
- <sup>2</sup> J. Horton, R. Mazza, and H. Dym, "The scanistor - a solid state image scanner," *Proc. IEEE* vol. 52, pp. 1513-1528 (1964).
- <sup>3</sup> M.A. Schuster and G. Strull, "A monolithic mosaic of photon sensors for solid state imaging applications," *IEEE Trans. Electron Dev.*, vol. ED-13, pp. 907-912 (1966).
- <sup>4</sup> G. P. Weckler, "Operation of p-n junction photodetectors in a photon flux integration mode," *IEEE J. Solid-State Circuits*, vol. SC-2, pp. 65-73 (1967).
- <sup>5</sup> R. Dyck and G. Weckler, "Integrated arrays of silicon photodetectors for image sensing," *IEEE Trans. Electron Dev.* vol. ED-15(4), pp. 196-201 (1968).
- <sup>6</sup> P.K. Weimer, G. Sadasiv, J. Meyer, L. Meray-Horvath, and W. Pike, "A self-scanned solid-state image sensor," *Proc. IEEE*, vol. 55, pp. 1591-1602 (1967).
- <sup>7</sup> P. Noble, "Self-scanned silicon image detector arrays," *IEEE Trans. Electron Dev.* vol. ED-15(4), pp. 202-209 (1968).
- <sup>8</sup> S.G. Chamberlain, "Photosensitivity and scanning of silicon image detector arrays," *IEEE J. Solid-State Circuits*, vol. SC-4(6) pp. 333-342 (1969).
- <sup>9</sup> P. Fry, P. Noble, and R. Rycroft, "Fixed pattern noise in photomatrices," *IEEE J. Solid-State Circuits*, vol. SC-5(5) pp. 250-254 (1970).
- <sup>10</sup> W. S. Boyle and G.E. Smith, "Charge coupled semiconductor devices," *Bell Syst. Tech. J.*, vol. 49, pp. 587-593 (1970).
- <sup>11</sup> S. Ohba, et al., "MOS area sensor: part II - low noise MOS area sensor with anti-blooming photodiodes," *IEEE Trans. Electron Dev.* vol. ED-27(8), pp. 1682-1687 (1980).
- <sup>12</sup> M. Aoki, et al., "A 2/3" format MOS single-chip color imager," *IEEE Trans. Electron Dev.*, vol. ED-29(4) pp. 745-750, (1982).
- <sup>13</sup> H. Ando, et al., "Design consideration and performance of a new MOS imaging device," *IEEE Trans. Electron Dev.*, vol. ED-32(5), pp. 1484-1489 (1985).
- <sup>14</sup> T. Kinugasa, et al., "An electronic variable shutter system in video camera use," *IEEE Trans. Consumer Electronics*, vol. CE-33 pp. 249-255 (1987).

- <sup>15</sup> P. Aubert, H. Oguey, and R. Vuillemier, "Monolithic optical position encoder with on-chip photodiodes," *IEEE J. Solid-State Circuits*, vol. SC-32, pp. 465-472 (1988).
- <sup>16</sup> D. Renshaw, P. Denyer, G. Wang, and M. Lu, "ASIC image sensors," *Proc. IEEE ISCAS* pp. 3038-3041 (1990).
- <sup>17</sup> P. Denyer, D. Renshaw, G. Wang, and M. Lu, "CMOS image sensors for multimedia applications," *IEEE Proc. CICC*, pp. 11.5.1-11.5.4 (1993).
- <sup>18</sup> K. Chen, M. Afghahi, P. Danielsson, and C. Svensson, "PASIC - A Processor-A/D converter sensor integrated circuit," *IEEE ISCAS*, pp. 1705-1708 (1990).
- <sup>19</sup> R. Forchheimer, P. Ingelhart, and C. Jansson, "MAPP2200: a second generation smart optical sensor," *Proc. of SPIE* vol. 1659 Image Processing and Interchange, pp. 2-11 (1992).
- <sup>20</sup> C. Jansson, O. Ingelhart, C. Svensson, and R. Forchheimer, "An addressable 256x256 photodiode image sensor array with an 8-bit digital output," *Analog Integrated Circuits and Signal Processing*, vol. 4, pp. 37-49 (1993).
- <sup>21</sup> X. Wu, R. Street, R. Weisfield, D. Begelson, W. Jackson, D. Jared, S. Ready and R. Apte, "Large format a-Si:H 2-dimensional array as imaging devices," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.
- <sup>22</sup> K. Matsumoto, et al., "A new MOS phototransistor operating in a non-destructive readout mode," *Jpn J. Appl. Phys.*, vol. 24(5) pp. L323-L325 (1985).
- <sup>23</sup> A. Yusa, et al., "SIT image sensor: design considerations and characteristics," *IEEE Trans. Electron Dev.*, vol. ED-33(6) pp. 735-742 (1986).
- <sup>24</sup> N. Tanaka, et al., "A 310 pixel bipolar imager (BASIS)," *IEEE Trans. Electron Dev.*, vol. ED-37(4) pp. 964-971 (1990).
- <sup>25</sup> J. Hyneczek, "A new device architecture suitable for high resolution and high performance image sensors," *IEEE Trans. Electron Dev.* vol. ED-35(3) pp. 646-652 (1988).
- <sup>26</sup> E.R. Fossum, "Active Pixel Sensors -- Are CCDs Dinosaurs?," in CCD's and Optical Sensors III, *Proc. SPIE* vol. 1900, pp. 2-14, (1993).
- <sup>27</sup> Y. Ishihara and K. Tanigaki, "A high sensitivity IL-CCD image sensor with monolithic resin lens array," *IEEE IEDM Tech. Dig.* pp. 497-500 (1983).
- <sup>28</sup> Y. Sano, T. Nomura, H. Aoki, S. Terakawa, H. Kodama, T. Aoki, and Y. Hiroshima, "Submicron spaced lens array process technology for a high photosensitivity CCD image sensor," *IEEE IEDM Tech. Dig.* pp. 283-286 (1990).
- <sup>29</sup> F. Andoh, K. Taketoshi, J. Yamazaki, M. Sugawara, Y. Fujita, K. Mitani, Y. Matuzawa, K. Miyata, and S. Araki, "A 250,000 pixel image sensor with FET amplification at each pixel for high speed television cameras," *IEEE ISSCC Tech. Dig.* pp. 212-213 (1990).
- <sup>30</sup> H. Kawashima, F. Andoh, N. Murata, K. Tanaka, M. Yamawaki, and K. Taketoshi, "A 1/4 inch format 250,000 pixel amplifier MOS image sensor using CMOS process," *IEEE IEDM Tech. Dig.* pp. 575-578 (1993).
- <sup>31</sup> M. Sugawara, H. Kawashima, F. Andoh, N. Murata, Y. Fujita, and M. Yamawaki, "An amplified MOS imager suited for image processing," *IEEE ISSCC Tech. Dig.* pp. 228-229 (1994).
- <sup>32</sup> Z.-S. Huang, and T. Ando, "A novel amplified image sensor with a-Si:H photoconductor and MOS transistors," *IEEE Trans. Electron Dev.* vol. ED-37(6) pp. 1432-1438 (1990).
- <sup>33</sup> R.H. Nixon, S.E. Kemeny, C.O. Staller, and E.R. Fossum, "128x128 CMOS photodiode-type active pixel sensor with on-chip timing, control and signal chain electronics," in Charge-Coupled Devices and Solid-State Optical Sensors V, *Proc. SPIE* vol. 2415, paper 34 (1995).
- <sup>34</sup> M. Kyomasu, "New MOS imager using photodiode as current source," *IEEE J. Solid-State Circuits*, vol. 26(8) pp. 1116-1122 (1991).
- <sup>35</sup> O. Yadid-Pecht, R. Ginosar, and Y. Diamand, "A random access photodiode array for intelligent image capture," *IEEE Trans. Electron Dev.* vol. 38(8) pp. 1772-1780 (1991).
- <sup>36</sup> S. Mendis, S. Kemeny and E.R. Fossum, "A 128x128 CMOS active pixel image sensor for highly integrated imaging systems," *IEEE IEDM Tech. Dig.*, pp. 583-586, (1993).
- <sup>37</sup> S. Mendis, S.E. Kemeny and E.R. Fossum, "CMOS active pixel image sensor," *IEEE Trans. Electron Devices*, vol. 41(3), pp. 452-453 (1994).
- <sup>38</sup> S. Mendis, S.E. Kemeny, R. Gee, B. Pain, and E.R. Fossum, "Progress in CMOS active pixel image sensors," in Charge-Coupled Devices and Solid State Optical Sensors IV, *Proc. SPIE* vol. 2172, pp. 19-29 (1994).
- <sup>39</sup> R. Nixon, C. Staller and E.R. Fossum, unpublished.
- <sup>40</sup> A. Dickinson, B. Ackland, E-S. Eid, D. Inglis and E.R. Fossum, "A 256x256 CMOS active pixel image sensor with motion detection," *IEEE ISSCC Tech. Dig.*, pp. 226-227, (1995).
- <sup>41</sup> A. Dickinson, S. Mendis, D. Inglis, K. Azadet, P. Jones and E.R. Fossum, unpublished.
- <sup>42</sup> N. Ricquier and B. Dierickx, "Active pixel CMOS image sensor with on-chip non-uniformity correction," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.
- <sup>43</sup> P. Lee, R. Gee, M. Guidash, T. Lee, and E.R. Fossum, "An active pixel sensor fabricated using CMOS/CCD process technology," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.
- <sup>44</sup> S. Mendis, B. Pain, R. Nixon, and E.R. Fossum, "Design of a low-light-level image sensor with an on-chip sigma-delta analog-to-digital conversion," in CCD's and Optical Sensors III, *Proc. SPIE* vol. 1900, pp. 31-39 (1993).
- <sup>45</sup> J. Nakamura, S.E. Kemeny and E.R. Fossum, "A CMOS active pixel image sensor with simple floating gate pixels," *IEEE Trans. Electron Dev.* vol. ED-42(9) pp. 1693-1694 (1995).
- <sup>46</sup> C. Mead, "A sensitive electronic photoreceptor," 1985 Chapel Hill Conference on VLSI, pp. 463-471 (1985).
- <sup>47</sup> J. Nakamura and E.R. Fossum, "Design of an image sensor using a neuron MOSFET with image smoothing capability," in Charge-Coupled Devices and Solid State Optical Sensors IV, *Proc. SPIE* vol. 2172, pp. 30-37 (1994).
- <sup>48</sup> Z. Zhou, S.E. Kemeny, B. Pain, R.C. Gee, and E.R. Fossum, "A CMOS Active Pixel Sensor with Amplification and Reduced Fixed Pattern Noise," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.
- <sup>49</sup> S. E. Kemeny, B. Pain, R. Panicacci, L. Matthies, and E.R. Fossum, "CMOS Active Pixel Sensor Array with Programmable Multiresolution Readout," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.
- <sup>50</sup> K. Aizawa, H. Ohno, Y. Egi, T. Hamamoto, M. Hatori, and J. Yamazaki, "On sensor video compression," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.
- <sup>51</sup> V. Brajovic and T. Kanade, "New massively parallel technique for global operations in embedded imagers," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.
- <sup>52</sup> J. Kramer, P. Sietz, and H. Baltes, "Industrial CMOS technology for the intration of optical metrology systems (photo-ASICs)," *Sensors and Actuators*, vol. A34, pp. 21-30 (1992).
- <sup>53</sup> R. Miyagawa and T. Kanade, "Integration-time based computational sensors," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.
- <sup>54</sup> B. Pain and E.R. Fossum, "Approaches and analysis for on-focal-plane analog-to-digital conversion," in Infrared Readout Electronics II, *Proc. SPIE* vol. 2226, pp. 208-218 (1994).
- <sup>55</sup> S. Mendis, CMOS Active Pixel Image Sensors and On-Chip Signal Processing, Ph.D. Thesis, Columbia University 1995.
- <sup>56</sup> A. Dickinson, S. Mendis, D. Inglis, K. Azadet, and E. Fossum, "CMOS digital camera with column parallel analog-to-digital

conversion architecture," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.

<sup>57</sup> B. Fowler, A. Gamal, and D. Yang, "A CMOS area image sensor with pixel-level A/D conversion," IEEE ISSCC Tech. Dig. pp. 226-227 (1994).

<sup>58</sup> R. Panicacci, S. Kemeny, P. Jones, C. Staller and E. Fossum, "High speed CMOS binary active pixel image sensor," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.

<sup>59</sup> E.R. Fossum and P. Wong, "Future prospects for CMOS active pixel sensors," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, Dana Point, CA, April 20-22 1995.